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Abstract
We generate SAT benchmarks encoding the
problem of equivalence checking two di®erent
industrial hardware designs for integer multipli-
cation.
1 Problem
Our goal is to generate interesting SAT bench-
marks based on real-life hardware designs. We
consider the problem of checking whether two
di®erent hardware designs for integer multipli-
cation are equivalent in the sense that both pro-
duce the same output on all inputs.
The designs we use are the adder tree and
Braun multipliers [1]. For a ¯xed n, both multi-
pliers take as input two integers a = (a1;:::;an)
and b = (b1;:::;bn) in binary, and output
the product o = (o1;:::;o2n). Both designs
consist of O(n2) gates, using nots and binary
ands, ors, and xors. The propagation delays
(maxmax height from inputs to outputs) are
O(n) for Braun, and O(log(nlogn)) for adder
tree. While Braun consists of a grid of full-
adders, adder tree applies adders in a tree-like
fashion, summing up partial products.
We will construct a Boolean circuit describ-
ing an instance of the equivalence checking prob-
lem for given n-bit adder tree (output bits
oa = (oa
1;:::;oa
2n)) and Braun multipliers (out-
put bits ob = (ob
1;:::;ob
2n)) as follows:
² The inputs of the multipliers are made
equivalent by sharing the input gates
a1;:::;an;b1;:::;bn.
² No other gates are shared between the
multiplier circuits.
² Bit-wise equivalence of the outputs oa and
¤Address: Helsinki University of Technology,
Laboratory for Theoretical Computer Science,
P.O. Box 5400, FI-02015 TKK, Finland. Email:
matti.jarvisalo@tkk.fi.
ob is enforced by introducing gates
o
eq
i = equiv(oa
i;ob
i )
for i = 1:::2n.
² As a single output gate introduce
out = and(o
eq
1 ;:::;o
eq
2n):
² Constrain out to 0 (false).
Since the multiplier designs produce equivalent
results for any two multiplicants, we arrive at an
unsatis¯able equivalence checking instance.
The Boolean circuit descriptions of the mul-
tiplier designs are produced by the genfacbm
generator [7] for SAT benchmarks based on in-
teger factoring in the BCSat Boolean circuit for-
mat [3], see [6] for details.
2 CNF Encoding
For the CNF encoding, we apply the bc2cnf
Boolean circuit simpli¯er/clausi¯er [4]. The
bc2cnf tool applies structure sharing and simpli-
¯cation (Boolean propagation, cone-of-in°uence
reduction, monotone input gate rule) techniques
to the circuit, and translates the simpli¯ed cir-
cuit into CNF in a standard way a la Tseitin [8]
(however, nots are interpreted as negated liter-
als). This results in a linear translation with
respect to the simpli¯ed circuit.
3 Instances
The following set of benchmarks are available at
http://www.tcs.hut.fi/~mjj/benchmarks/.
² eq.atree.braun.[n].unsat.cnf
unsatis¯able instances for multiplicant
bit-widths n = 7:::13
1SAT Competition 2007 - benchmark description
4 Some Experiments
The following experiments were run using a De-
bian Linux based PC with a 2-GHz AMD pro-
cessor and 2 GB of memory. The running time
and number of decisions/branches for the CNF
solvers Satz [5] (version 2.15) and Minisat [2]
(version 2.0 with preprocessing) are shown in
Figures 1 and 2, respectively. Notice that the in-
put bit-widths are rather small; e.g. for n = 11
the number of CNF variables and clauses are
1400 and 4732, respectively.
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Figure 1: Results forSatz 2.15
 10
 100
 1000
 10000
 100000
 1e+06
 1e+07
 1e+08
 3  4  5  6  7  8  9  10  11  12
 0.01
 0.1
 1
 10
 100
 1000
 10000
N
u
m
b
e
r
 
o
f
 
d
e
c
i
s
i
o
n
s
T
i
m
e
 
(
s
)
Multiplicant bit width
#decisions
time (s)
Figure 2: Results for Minisat 2.0 with prepro-
cessing
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